

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/075,531	02/13/2002		David Nguyen	1726.7221200 8963	
	7590	12/22/2004		EXAM	INER
THOMAS I	E. ANDE	RSON	NGUYEN, MINH T		
HUNTON &	WILLIA	MS LLP			
1900 K STR	EET N.W		ART UNIT	PAPER NUMBER	
WASHINGTON, DC 20006-1109				2816	

DATE MAILED: 12/22/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		low					
	Application No.	Applicant(s)					
Office Action Commons	10/075,531	NGUYEN ET AL.					
Office Action Summary	Examiner	Art Unit					
	Minh Nguyen	2816					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
2a) ☐ This action is FINAL . 2b) ☐ This 3) ☐ Since this application is in condition for alloward	Responsive to communication(s) filed on <u>06 October 2004</u> . This action is FINAL . 2b) This action is non-final. Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) Claim(s) 1-4,8-11 and 16-22 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-4,8-11 and 16-20 is/are rejected. 7) Claim(s) 21 and 22 is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement.							
Application Papers							
9) The specification is objected to by the Examiner.							
10)⊠ The drawing(s) filed on 13 February 2002 is/are	10)⊠ The drawing(s) filed on <u>13 February 2002</u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment(s)	n□ •	(DTO 440)					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 10/6/04. 	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:						

DETAILED ACTION

Applicants' amendment filed on 10/6/04 has been received and entered in the case. 1. Claims 1-4, 8-11 and 16-22 are pending. In view of the current reconsideration, new grounds of rejections are needed as set forth below. This action is NON-FINAL.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-4, 8-11, 16-20 are rejected under 35 U.S.C. 102(b) as being anticipated by US Patent No. 5,742,798, issued to Goldrian.

As per claim 1, Goldrian discloses a method for accommodating transition-induced delay (Figs. 5A and 5B) comprising the steps of:

determining a first relationship between a first line current logic state of a first line and a first line next logic state (column 4, lines 46-48 and column 4, lines 66-67, i.e., the state of the delayed clock signal (511) is detected at every positive transition of the reference clock signal (520), the change regarding the previous state is output at the output (516) of flip-flop 512, column 5, lines 1-7. In other words, the relationship of the delay clock 511 before the positive

Application/Control Number: 10/075,531

Art Unit: 2816

transition of the reference clock signal and after the positive transition of the reference clock signal are determined, the result is output on line 516 of flip-flop 512); and

adjusting a first delay in the first line based on the first relationship by controlling a delay time of a delay element (column 5, lines 11-12, i.e., the information on the output of the flip-flop 512 is used to quantify delay information).

As per claim 2, Goldrian further discloses determining a second relationship between a second line current logic state of a second line and a second line next logic state (Fig. 2, the first relationship is on chip A 204 and the second relationship is on chip B 205) wherein the step of adjusting the first delay in the first line based on the first relationship further comprises the step of:

adjusting the first delay in the first line based on the first and second relationships (shown as the loop, i.e., arrow from chip A to chip B and from chip B to chip A, Fig. 3, the delay information from chip B is transfer backed to chip A).

As per claim 3, the recited limitation is shown in Fig. 6 and described in column 5, lines 13-45. Further, as shown in Fig. 2, the first delay is adjusted by varying the delay of the variable clock delay A 206 and the second delay is adjusted by varying the delay of the variable clock delay B 207.

As per claim 4, the recited limitation is described in column 5, lines 4-12, i.e., when the current logic state is similar to the next logic state, phase reversal happens. In other words, more delay should be provided.

As per claim 8, Goldrian discloses an apparatus (Fig. 10) for accommodating transition-induced delay comprising:

Application/Control Number: 10/075,531

Art Unit: 2816.

a transition detection block (the combination of each of the transition detection circuits in each of the chips M1, ..., N3, the details of two are shown in Fig. 2 and discussed in claim 1 herein above) having a plurality of inputs (as shown in Fig. 5, each has an input delay clock 511), the inputs coupled to a plurality of lines (also as shown in Fig. 5, each line in each chip carries an input delay clock 511), the transition detection block detecting transitions of the lines (discussed in claim 1); and

a delay adjustment block (the combination of each of the delay adjustment circuits in each of the chips M1, ..., N3, the details of two, variable clock delay A and variable clock delay B, are shown in Fig. 2) coupled to the transition detection block, the delay adjustment block adjusting a delay in at least one of the lines by controlling a delay time of at least one delay element (discussed in claim 1).

As per claim 9, shown in Fig. 5, the transitions from first to second levels or second to first levels are detected at every positive transition of the reference clock (column 4, lines 66-67).

As per claim 10, this claim is rejected for the same reason noted in claim 3.

As per claim 11, the recited limitation is merely a defined relationship based on the results displayed at each of the outputs of the transition detection circuits. Because such a defined relationship resulted in no structural difference between the claimed apparatus and the reference apparatus, the recited limitation is met. See MPEP 2114.

As per claim 16, this claim is merely a method to operate the apparatus having the structure noted in claim 8, since Goldrian teaches the circuit, he inherently teaches the method.

As per claims 17-19, these claims are rejected for the same reasons noted in claims 9-11, respectively.

As per claim 20, the recited limitation is met because when the number of same level transitions are different, the clocks are skewed different, therefore, the adjustment for each must be different.

Allowable Subject Matter

3. Claims 21-22 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 21-22 are allowable because the prior art of record fails to disclose or suggest the step of adjusting the delay based on the comparisons of the difference in numbers of each level transitions to a threshold as recited in claim 21.

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Minh Nguyen whose telephone number is **571-272-1748**. The examiner can normally be reached on Monday, Tuesday, Thursday, Friday 7:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR

Application/Control Number: 10/075,531

Art Unit: 2816

Page 6

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

My

12/21/4

Minh Nguyen Primary Examiner Art Unit 2816